Practical limitations of state-of-the-art passive printed circuit board power delivery networks for high performance compute systems

Chad M. Smutzer, Barry Kent Gilbert, Erik S. Daniel

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Citations (Scopus)

Abstract

Trends in high performance computing (HPC) systems point to ever-decreasing power delivery network (PDN) impedances. While there is no particular theoretical minimum impedance, practical limitations present boundaries which will be difficult to exceed. In this paper, we explore specifically the practical limitations of the printed circuit board (PCB) portion of the PDN, concluding that useful implementations will be limited to on the order of 0.2 mOhms below 1 MHz, rising to roughly 0.4 mOhms at 10 MHz, and increasing with frequency thereafter.

Original languageEnglish (US)
Title of host publication2013 17th IEEE Workshop on Signal and Power Integrity, SPI 2013
DOIs
StatePublished - 2013
Event2013 17th IEEE Workshop on Signal and Power Integrity, SPI 2013 - Paris, France
Duration: May 12 2013May 15 2013

Other

Other2013 17th IEEE Workshop on Signal and Power Integrity, SPI 2013
CountryFrance
CityParis
Period5/12/135/15/13

Fingerprint

Passive networks
Printed circuit boards

ASJC Scopus subject areas

  • Signal Processing

Cite this

Practical limitations of state-of-the-art passive printed circuit board power delivery networks for high performance compute systems. / Smutzer, Chad M.; Gilbert, Barry Kent; Daniel, Erik S.

2013 17th IEEE Workshop on Signal and Power Integrity, SPI 2013. 2013. 6558326.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Smutzer, CM, Gilbert, BK & Daniel, ES 2013, Practical limitations of state-of-the-art passive printed circuit board power delivery networks for high performance compute systems. in 2013 17th IEEE Workshop on Signal and Power Integrity, SPI 2013., 6558326, 2013 17th IEEE Workshop on Signal and Power Integrity, SPI 2013, Paris, France, 5/12/13. https://doi.org/10.1109/SaPIW.2013.6558326
Smutzer, Chad M. ; Gilbert, Barry Kent ; Daniel, Erik S. / Practical limitations of state-of-the-art passive printed circuit board power delivery networks for high performance compute systems. 2013 17th IEEE Workshop on Signal and Power Integrity, SPI 2013. 2013.
@inproceedings{a72f7561a6f045049413a57b0771ff52,
title = "Practical limitations of state-of-the-art passive printed circuit board power delivery networks for high performance compute systems",
abstract = "Trends in high performance computing (HPC) systems point to ever-decreasing power delivery network (PDN) impedances. While there is no particular theoretical minimum impedance, practical limitations present boundaries which will be difficult to exceed. In this paper, we explore specifically the practical limitations of the printed circuit board (PCB) portion of the PDN, concluding that useful implementations will be limited to on the order of 0.2 mOhms below 1 MHz, rising to roughly 0.4 mOhms at 10 MHz, and increasing with frequency thereafter.",
author = "Smutzer, {Chad M.} and Gilbert, {Barry Kent} and Daniel, {Erik S.}",
year = "2013",
doi = "10.1109/SaPIW.2013.6558326",
language = "English (US)",
isbn = "9781467356787",
booktitle = "2013 17th IEEE Workshop on Signal and Power Integrity, SPI 2013",

}

TY - GEN

T1 - Practical limitations of state-of-the-art passive printed circuit board power delivery networks for high performance compute systems

AU - Smutzer, Chad M.

AU - Gilbert, Barry Kent

AU - Daniel, Erik S.

PY - 2013

Y1 - 2013

N2 - Trends in high performance computing (HPC) systems point to ever-decreasing power delivery network (PDN) impedances. While there is no particular theoretical minimum impedance, practical limitations present boundaries which will be difficult to exceed. In this paper, we explore specifically the practical limitations of the printed circuit board (PCB) portion of the PDN, concluding that useful implementations will be limited to on the order of 0.2 mOhms below 1 MHz, rising to roughly 0.4 mOhms at 10 MHz, and increasing with frequency thereafter.

AB - Trends in high performance computing (HPC) systems point to ever-decreasing power delivery network (PDN) impedances. While there is no particular theoretical minimum impedance, practical limitations present boundaries which will be difficult to exceed. In this paper, we explore specifically the practical limitations of the printed circuit board (PCB) portion of the PDN, concluding that useful implementations will be limited to on the order of 0.2 mOhms below 1 MHz, rising to roughly 0.4 mOhms at 10 MHz, and increasing with frequency thereafter.

UR - http://www.scopus.com/inward/record.url?scp=84881512581&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84881512581&partnerID=8YFLogxK

U2 - 10.1109/SaPIW.2013.6558326

DO - 10.1109/SaPIW.2013.6558326

M3 - Conference contribution

SN - 9781467356787

BT - 2013 17th IEEE Workshop on Signal and Power Integrity, SPI 2013

ER -