An SEU Hardening Approach for High-Speed SiGe HBT Digital Logic

Ramkumar Krithivasan, Guofu Niu, John D. Cressler, Steve M. Currie, Karl E. Fritz, Robert A. Reed, Paul W. Marshall, Pamela A. Riggs, Barbara A. Randall, Barry Gilbert

Research output: Contribution to journalArticle

40 Scopus citations

Abstract

A new circuit-level single-event upset (SEU) hardening approach for high-speed SiGe HBT current-steering digital logic is introduced and analyzed using both device and circuit simulations. The workhorse D-type flip-flop circuit architecture is modified in order to significantly improve its SEU immunity. Partial elimination of the effect of cross-coupling at the transistor level in the storage cell of this new circuit decreases its vulnerability to SEU. The SEU response of this new circuit is quantitatively compared with three other D flip-flop architectures, including the unhardened circuit, a conventional NAND gate based circuit, and a current-sharing hardened (CSH) circuit, at both variable data rate and switching current. The new circuit shows substantial improvement in SEU response over the unhardened version, with little increase in layout complexity and power consumption. While the NAND gate based circuit still shows better SEU response than the other circuits, its high power consumption will preclude its use in space applications. Our results suggest that this new circuit architecture exhibits sufficient SEU tolerance, low layout complexity, and modest power consumption, and thus should prove suitable for many space applications requiring very high-speed digital logic.

Original languageEnglish (US)
Pages (from-to)2126-2134
Number of pages9
JournalIEEE Transactions on Nuclear Science
Volume50
Issue number6 I
DOIs
StatePublished - Dec 1 2003

Keywords

  • Charge collection
  • Circuit modeling
  • Current-steering logic
  • HBT
  • SiGe
  • Single-event effects (SEE)

ASJC Scopus subject areas

  • Nuclear and High Energy Physics
  • Nuclear Energy and Engineering
  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'An SEU Hardening Approach for High-Speed SiGe HBT Digital Logic'. Together they form a unique fingerprint.

  • Cite this

    Krithivasan, R., Niu, G., Cressler, J. D., Currie, S. M., Fritz, K. E., Reed, R. A., Marshall, P. W., Riggs, P. A., Randall, B. A., & Gilbert, B. (2003). An SEU Hardening Approach for High-Speed SiGe HBT Digital Logic. IEEE Transactions on Nuclear Science, 50(6 I), 2126-2134. https://doi.org/10.1109/TNS.2003.822094