WILL PRESENTLY AVAILABLE SYSTEM DESIGN APPROACHES AND ELECTRICAL INTERCONNECT RULES FULFILL THE PERFORMANCE REQUIREMENTS OF HIGH CLOCK RATE DIGITAL SIGNAL PROCESSORS BASED ON GaAs?

Barry Kent Gilbert, D. J. Schwab

Research output: Chapter in Book/Report/Conference proceedingConference contribution

3 Citations (Scopus)

Abstract

The emerging application of gallium arsenide digital integrated circuits to signal processing problems will require the development of architectures quite different from those used for highly parallel silicon VLSI and VHSIC components. Much higher system clock rates will be employed in GaAs based systems than will be common in silicon VLSI, placing much more stress on interchip signal protocols, and on the design of first and second level packaging, i. e. , at the chip carrier and logic board levels.

Original languageEnglish (US)
Title of host publicationProceedings of SPIE - The International Society for Optical Engineering
Place of PublicationBellingham, WA, USA
PublisherSPIE
Pages2-9
Number of pages8
Volume466
ISBN (Print)0892525010
StatePublished - 1984

Fingerprint

Digital signal processors
very large scale integration
systems engineering
clocks
central processing units
Clocks
VHSIC (circuits)
Systems analysis
Digital integrated circuits
Silicon
requirements
Gallium arsenide
silicon
packaging
gallium
integrated circuits
logic
signal processing
emerging
Packaging

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Condensed Matter Physics

Cite this

Gilbert, B. K., & Schwab, D. J. (1984). WILL PRESENTLY AVAILABLE SYSTEM DESIGN APPROACHES AND ELECTRICAL INTERCONNECT RULES FULFILL THE PERFORMANCE REQUIREMENTS OF HIGH CLOCK RATE DIGITAL SIGNAL PROCESSORS BASED ON GaAs? In Proceedings of SPIE - The International Society for Optical Engineering (Vol. 466, pp. 2-9). Bellingham, WA, USA: SPIE.

WILL PRESENTLY AVAILABLE SYSTEM DESIGN APPROACHES AND ELECTRICAL INTERCONNECT RULES FULFILL THE PERFORMANCE REQUIREMENTS OF HIGH CLOCK RATE DIGITAL SIGNAL PROCESSORS BASED ON GaAs? / Gilbert, Barry Kent; Schwab, D. J.

Proceedings of SPIE - The International Society for Optical Engineering. Vol. 466 Bellingham, WA, USA : SPIE, 1984. p. 2-9.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Gilbert, BK & Schwab, DJ 1984, WILL PRESENTLY AVAILABLE SYSTEM DESIGN APPROACHES AND ELECTRICAL INTERCONNECT RULES FULFILL THE PERFORMANCE REQUIREMENTS OF HIGH CLOCK RATE DIGITAL SIGNAL PROCESSORS BASED ON GaAs? in Proceedings of SPIE - The International Society for Optical Engineering. vol. 466, SPIE, Bellingham, WA, USA, pp. 2-9.
Gilbert BK, Schwab DJ. WILL PRESENTLY AVAILABLE SYSTEM DESIGN APPROACHES AND ELECTRICAL INTERCONNECT RULES FULFILL THE PERFORMANCE REQUIREMENTS OF HIGH CLOCK RATE DIGITAL SIGNAL PROCESSORS BASED ON GaAs? In Proceedings of SPIE - The International Society for Optical Engineering. Vol. 466. Bellingham, WA, USA: SPIE. 1984. p. 2-9
Gilbert, Barry Kent ; Schwab, D. J. / WILL PRESENTLY AVAILABLE SYSTEM DESIGN APPROACHES AND ELECTRICAL INTERCONNECT RULES FULFILL THE PERFORMANCE REQUIREMENTS OF HIGH CLOCK RATE DIGITAL SIGNAL PROCESSORS BASED ON GaAs?. Proceedings of SPIE - The International Society for Optical Engineering. Vol. 466 Bellingham, WA, USA : SPIE, 1984. pp. 2-9
@inproceedings{991ba4b4e9214a0dbd8d471914919b73,
title = "WILL PRESENTLY AVAILABLE SYSTEM DESIGN APPROACHES AND ELECTRICAL INTERCONNECT RULES FULFILL THE PERFORMANCE REQUIREMENTS OF HIGH CLOCK RATE DIGITAL SIGNAL PROCESSORS BASED ON GaAs?",
abstract = "The emerging application of gallium arsenide digital integrated circuits to signal processing problems will require the development of architectures quite different from those used for highly parallel silicon VLSI and VHSIC components. Much higher system clock rates will be employed in GaAs based systems than will be common in silicon VLSI, placing much more stress on interchip signal protocols, and on the design of first and second level packaging, i. e. , at the chip carrier and logic board levels.",
author = "Gilbert, {Barry Kent} and Schwab, {D. J.}",
year = "1984",
language = "English (US)",
isbn = "0892525010",
volume = "466",
pages = "2--9",
booktitle = "Proceedings of SPIE - The International Society for Optical Engineering",
publisher = "SPIE",

}

TY - GEN

T1 - WILL PRESENTLY AVAILABLE SYSTEM DESIGN APPROACHES AND ELECTRICAL INTERCONNECT RULES FULFILL THE PERFORMANCE REQUIREMENTS OF HIGH CLOCK RATE DIGITAL SIGNAL PROCESSORS BASED ON GaAs?

AU - Gilbert, Barry Kent

AU - Schwab, D. J.

PY - 1984

Y1 - 1984

N2 - The emerging application of gallium arsenide digital integrated circuits to signal processing problems will require the development of architectures quite different from those used for highly parallel silicon VLSI and VHSIC components. Much higher system clock rates will be employed in GaAs based systems than will be common in silicon VLSI, placing much more stress on interchip signal protocols, and on the design of first and second level packaging, i. e. , at the chip carrier and logic board levels.

AB - The emerging application of gallium arsenide digital integrated circuits to signal processing problems will require the development of architectures quite different from those used for highly parallel silicon VLSI and VHSIC components. Much higher system clock rates will be employed in GaAs based systems than will be common in silicon VLSI, placing much more stress on interchip signal protocols, and on the design of first and second level packaging, i. e. , at the chip carrier and logic board levels.

UR - http://www.scopus.com/inward/record.url?scp=0021595735&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0021595735&partnerID=8YFLogxK

M3 - Conference contribution

SN - 0892525010

VL - 466

SP - 2

EP - 9

BT - Proceedings of SPIE - The International Society for Optical Engineering

PB - SPIE

CY - Bellingham, WA, USA

ER -