NEED FOR A WHOLISTIC DESIGN APPROACH WHEN USING GALLIUM ARSENIDE TECHNOLOGY.

Research output: Contribution to journalArticle

Abstract

An examination of the characteristics of present and future GaAs integrated circuits indicates that they will emphasize moderate on-chip gate counts and high gate speeds. It is shown that complete advantage can be taken of GaAs digital technology only if traditional signal processor architectures are completely recast at the memory layout, logic design, arithmetic implementation, and system architecture levels, and if these issues are considered in combination with system, logic board, and chip layout and packaging constraints in a single integrated approach.

Original languageEnglish (US)
Pages (from-to)30-33
Number of pages4
JournalIEEE Aerospace and Electronic Systems Magazine
Volume2
Issue number8
DOIs
StatePublished - Aug 1987

Fingerprint

Logic design
gallium
Gallium arsenide
layouts
Integrated circuits
Packaging
logic design
chips
Data storage equipment
integrated approach
packaging
integrated circuits
logic
central processing units
examination
need
speed

ASJC Scopus subject areas

  • Aerospace Engineering
  • Electrical and Electronic Engineering

Cite this

NEED FOR A WHOLISTIC DESIGN APPROACH WHEN USING GALLIUM ARSENIDE TECHNOLOGY. / Gilbert, Barry Kent.

In: IEEE Aerospace and Electronic Systems Magazine, Vol. 2, No. 8, 08.1987, p. 30-33.

Research output: Contribution to journalArticle

@article{364c8cf6c8f64bee8132701622ba0e5a,
title = "NEED FOR A WHOLISTIC DESIGN APPROACH WHEN USING GALLIUM ARSENIDE TECHNOLOGY.",
abstract = "An examination of the characteristics of present and future GaAs integrated circuits indicates that they will emphasize moderate on-chip gate counts and high gate speeds. It is shown that complete advantage can be taken of GaAs digital technology only if traditional signal processor architectures are completely recast at the memory layout, logic design, arithmetic implementation, and system architecture levels, and if these issues are considered in combination with system, logic board, and chip layout and packaging constraints in a single integrated approach.",
author = "Gilbert, {Barry Kent}",
year = "1987",
month = "8",
doi = "10.1109/MAES.1987.5005468",
language = "English (US)",
volume = "2",
pages = "30--33",
journal = "IEEE Aerospace and Electronic Systems Magazine",
issn = "0885-8985",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "8",

}

TY - JOUR

T1 - NEED FOR A WHOLISTIC DESIGN APPROACH WHEN USING GALLIUM ARSENIDE TECHNOLOGY.

AU - Gilbert, Barry Kent

PY - 1987/8

Y1 - 1987/8

N2 - An examination of the characteristics of present and future GaAs integrated circuits indicates that they will emphasize moderate on-chip gate counts and high gate speeds. It is shown that complete advantage can be taken of GaAs digital technology only if traditional signal processor architectures are completely recast at the memory layout, logic design, arithmetic implementation, and system architecture levels, and if these issues are considered in combination with system, logic board, and chip layout and packaging constraints in a single integrated approach.

AB - An examination of the characteristics of present and future GaAs integrated circuits indicates that they will emphasize moderate on-chip gate counts and high gate speeds. It is shown that complete advantage can be taken of GaAs digital technology only if traditional signal processor architectures are completely recast at the memory layout, logic design, arithmetic implementation, and system architecture levels, and if these issues are considered in combination with system, logic board, and chip layout and packaging constraints in a single integrated approach.

UR - http://www.scopus.com/inward/record.url?scp=0023399529&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0023399529&partnerID=8YFLogxK

U2 - 10.1109/MAES.1987.5005468

DO - 10.1109/MAES.1987.5005468

M3 - Article

AN - SCOPUS:0023399529

VL - 2

SP - 30

EP - 33

JO - IEEE Aerospace and Electronic Systems Magazine

JF - IEEE Aerospace and Electronic Systems Magazine

SN - 0885-8985

IS - 8

ER -