Navigating PCB stackup layer assignments for optimized si and pi performance in high speed, high power designs

Chad M. Smutzer, Michael J. Degerstrom, Barry K. Gilbert

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Scopus citations

Abstract

Demanding signal- and power-integrity performance requirements in high-performance computing (HPC) systems require careful trade-space analysis when prioritizing layer allocations in printed circuit board (PCB) designs. Typically, the topmost layers in a stackup construction are the most desirable for enhancing both signal and power delivery capabilities. In this paper, we use analytical performance metrics to determine PCB layer utilization for optimized signal and power performance in sample designs targeting 56 Gbps non-return-to-zero (NRZ) differential signaling and a power delivery network (PDN) providing sub-1 mOhm impedance.

Original languageEnglish (US)
Title of host publication2016 IEEE 20th Workshop on Signal and Power Integrity, SPI 2016 - Proceedings
PublisherInstitute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)9781509003495
DOIs
StatePublished - Jun 20 2016
Event20th IEEE Workshop on Signal and Power Integrity, SPI 2016 - Turin, Italy
Duration: May 8 2016May 11 2016

Publication series

Name2016 IEEE 20th Workshop on Signal and Power Integrity, SPI 2016 - Proceedings

Other

Other20th IEEE Workshop on Signal and Power Integrity, SPI 2016
Country/TerritoryItaly
CityTurin
Period5/8/165/11/16

ASJC Scopus subject areas

  • Signal Processing
  • Electrical and Electronic Engineering
  • Computer Networks and Communications
  • Hardware and Architecture

Fingerprint

Dive into the research topics of 'Navigating PCB stackup layer assignments for optimized si and pi performance in high speed, high power designs'. Together they form a unique fingerprint.

Cite this