INVESTIGATION OF OPTIMUM INTERCHIP SIGNAL TRANSMISSION PROTOCOLS USING GAAS BFL MSI COMPONENTS WITH VARIOUS I/O PERIPHERIES.

Barry Kent Gilbert, D. J. Schwab, G. Heimbigner, E. Walton, S. Roosild

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

A study of optimum approaches to the interconnection of high-clock-rate GaAs components on a large circuit board, including the noise environment created thereby, has been undertaken. The authors discuss the design constraints, fabrication, and measured results of two MSI-complexity GaAs integrated circuits, one synchronous and the other asynchronous, designed specifically to investigate the performance strengths and anomalies of interconnected GaAs digital devices. It is expected that circuit tests will result in a set of design rules for large numbers of GaAs integrated circuits operating together in a high-clock-rate subsystem environment.

Original languageEnglish (US)
Title of host publicationTechnical Digest - GaAs IC Symposium (Gallium Arsenide Integrated Circuit)
Place of PublicationNew York, NY, USA
PublisherIEEE
Pages19-22
Number of pages4
StatePublished - 1984

Fingerprint

Integrated circuits
Clocks
Digital devices
Networks (circuits)
Fabrication

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Gilbert, B. K., Schwab, D. J., Heimbigner, G., Walton, E., & Roosild, S. (1984). INVESTIGATION OF OPTIMUM INTERCHIP SIGNAL TRANSMISSION PROTOCOLS USING GAAS BFL MSI COMPONENTS WITH VARIOUS I/O PERIPHERIES. In Technical Digest - GaAs IC Symposium (Gallium Arsenide Integrated Circuit) (pp. 19-22). New York, NY, USA: IEEE.

INVESTIGATION OF OPTIMUM INTERCHIP SIGNAL TRANSMISSION PROTOCOLS USING GAAS BFL MSI COMPONENTS WITH VARIOUS I/O PERIPHERIES. / Gilbert, Barry Kent; Schwab, D. J.; Heimbigner, G.; Walton, E.; Roosild, S.

Technical Digest - GaAs IC Symposium (Gallium Arsenide Integrated Circuit). New York, NY, USA : IEEE, 1984. p. 19-22.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Gilbert, BK, Schwab, DJ, Heimbigner, G, Walton, E & Roosild, S 1984, INVESTIGATION OF OPTIMUM INTERCHIP SIGNAL TRANSMISSION PROTOCOLS USING GAAS BFL MSI COMPONENTS WITH VARIOUS I/O PERIPHERIES. in Technical Digest - GaAs IC Symposium (Gallium Arsenide Integrated Circuit). IEEE, New York, NY, USA, pp. 19-22.
Gilbert BK, Schwab DJ, Heimbigner G, Walton E, Roosild S. INVESTIGATION OF OPTIMUM INTERCHIP SIGNAL TRANSMISSION PROTOCOLS USING GAAS BFL MSI COMPONENTS WITH VARIOUS I/O PERIPHERIES. In Technical Digest - GaAs IC Symposium (Gallium Arsenide Integrated Circuit). New York, NY, USA: IEEE. 1984. p. 19-22
Gilbert, Barry Kent ; Schwab, D. J. ; Heimbigner, G. ; Walton, E. ; Roosild, S. / INVESTIGATION OF OPTIMUM INTERCHIP SIGNAL TRANSMISSION PROTOCOLS USING GAAS BFL MSI COMPONENTS WITH VARIOUS I/O PERIPHERIES. Technical Digest - GaAs IC Symposium (Gallium Arsenide Integrated Circuit). New York, NY, USA : IEEE, 1984. pp. 19-22
@inproceedings{4c9840c733df4dc6bdb0aeee3663845b,
title = "INVESTIGATION OF OPTIMUM INTERCHIP SIGNAL TRANSMISSION PROTOCOLS USING GAAS BFL MSI COMPONENTS WITH VARIOUS I/O PERIPHERIES.",
abstract = "A study of optimum approaches to the interconnection of high-clock-rate GaAs components on a large circuit board, including the noise environment created thereby, has been undertaken. The authors discuss the design constraints, fabrication, and measured results of two MSI-complexity GaAs integrated circuits, one synchronous and the other asynchronous, designed specifically to investigate the performance strengths and anomalies of interconnected GaAs digital devices. It is expected that circuit tests will result in a set of design rules for large numbers of GaAs integrated circuits operating together in a high-clock-rate subsystem environment.",
author = "Gilbert, {Barry Kent} and Schwab, {D. J.} and G. Heimbigner and E. Walton and S. Roosild",
year = "1984",
language = "English (US)",
pages = "19--22",
booktitle = "Technical Digest - GaAs IC Symposium (Gallium Arsenide Integrated Circuit)",
publisher = "IEEE",

}

TY - GEN

T1 - INVESTIGATION OF OPTIMUM INTERCHIP SIGNAL TRANSMISSION PROTOCOLS USING GAAS BFL MSI COMPONENTS WITH VARIOUS I/O PERIPHERIES.

AU - Gilbert, Barry Kent

AU - Schwab, D. J.

AU - Heimbigner, G.

AU - Walton, E.

AU - Roosild, S.

PY - 1984

Y1 - 1984

N2 - A study of optimum approaches to the interconnection of high-clock-rate GaAs components on a large circuit board, including the noise environment created thereby, has been undertaken. The authors discuss the design constraints, fabrication, and measured results of two MSI-complexity GaAs integrated circuits, one synchronous and the other asynchronous, designed specifically to investigate the performance strengths and anomalies of interconnected GaAs digital devices. It is expected that circuit tests will result in a set of design rules for large numbers of GaAs integrated circuits operating together in a high-clock-rate subsystem environment.

AB - A study of optimum approaches to the interconnection of high-clock-rate GaAs components on a large circuit board, including the noise environment created thereby, has been undertaken. The authors discuss the design constraints, fabrication, and measured results of two MSI-complexity GaAs integrated circuits, one synchronous and the other asynchronous, designed specifically to investigate the performance strengths and anomalies of interconnected GaAs digital devices. It is expected that circuit tests will result in a set of design rules for large numbers of GaAs integrated circuits operating together in a high-clock-rate subsystem environment.

UR - http://www.scopus.com/inward/record.url?scp=0021640666&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0021640666&partnerID=8YFLogxK

M3 - Conference contribution

SP - 19

EP - 22

BT - Technical Digest - GaAs IC Symposium (Gallium Arsenide Integrated Circuit)

PB - IEEE

CY - New York, NY, USA

ER -