DESIGN AND PERFORMANCE TRADE OFFS IN THE USE OF SI VLSI AND GALLIUM ARSENIDE IN HIGH CLOCKRATE SIGNAL PROCESSORS.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

3 Citations (Scopus)

Abstract

An examination of the characteristics of present and future generation GaAs integrated circuits indicates that they will complement, not compete with, the capabilities of silicon VLSI circuits; the former will emphasize moderate on-chip gate counts and high gate speeds, while the latter will exploit slower individual gates but high gate counts. Complete advantage can be taken of GaAs digital technology only if traditional signal processor architectures are completely recast at the memory layout, logic design, arithmetic implementation, and system architecuture levels.

Original languageEnglish (US)
Title of host publicationUnknown Host Publication Title
PublisherIEEE
Pages260-266
Number of pages7
ISBN (Print)0818605638
StatePublished - 1984

Fingerprint

Logic design
Gallium arsenide
VLSI circuits
Integrated circuits
Data storage equipment
Silicon

ASJC Scopus subject areas

  • Engineering(all)

Cite this

DESIGN AND PERFORMANCE TRADE OFFS IN THE USE OF SI VLSI AND GALLIUM ARSENIDE IN HIGH CLOCKRATE SIGNAL PROCESSORS. / Gilbert, Barry Kent.

Unknown Host Publication Title. IEEE, 1984. p. 260-266.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

@inproceedings{11d8323af96d41d7b607ee631818baa8,
title = "DESIGN AND PERFORMANCE TRADE OFFS IN THE USE OF SI VLSI AND GALLIUM ARSENIDE IN HIGH CLOCKRATE SIGNAL PROCESSORS.",
abstract = "An examination of the characteristics of present and future generation GaAs integrated circuits indicates that they will complement, not compete with, the capabilities of silicon VLSI circuits; the former will emphasize moderate on-chip gate counts and high gate speeds, while the latter will exploit slower individual gates but high gate counts. Complete advantage can be taken of GaAs digital technology only if traditional signal processor architectures are completely recast at the memory layout, logic design, arithmetic implementation, and system architecuture levels.",
author = "Gilbert, {Barry Kent}",
year = "1984",
language = "English (US)",
isbn = "0818605638",
pages = "260--266",
booktitle = "Unknown Host Publication Title",
publisher = "IEEE",

}

TY - GEN

T1 - DESIGN AND PERFORMANCE TRADE OFFS IN THE USE OF SI VLSI AND GALLIUM ARSENIDE IN HIGH CLOCKRATE SIGNAL PROCESSORS.

AU - Gilbert, Barry Kent

PY - 1984

Y1 - 1984

N2 - An examination of the characteristics of present and future generation GaAs integrated circuits indicates that they will complement, not compete with, the capabilities of silicon VLSI circuits; the former will emphasize moderate on-chip gate counts and high gate speeds, while the latter will exploit slower individual gates but high gate counts. Complete advantage can be taken of GaAs digital technology only if traditional signal processor architectures are completely recast at the memory layout, logic design, arithmetic implementation, and system architecuture levels.

AB - An examination of the characteristics of present and future generation GaAs integrated circuits indicates that they will complement, not compete with, the capabilities of silicon VLSI circuits; the former will emphasize moderate on-chip gate counts and high gate speeds, while the latter will exploit slower individual gates but high gate counts. Complete advantage can be taken of GaAs digital technology only if traditional signal processor architectures are completely recast at the memory layout, logic design, arithmetic implementation, and system architecuture levels.

UR - http://www.scopus.com/inward/record.url?scp=0021540693&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0021540693&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:0021540693

SN - 0818605638

SP - 260

EP - 266

BT - Unknown Host Publication Title

PB - IEEE

ER -