A 20Gb/s SerDes transmitter with adjustable source impedance and 4-tap feed-forward equalization in 65nm Bulk CMOS

R. A. Philpott, J. S. Humble, R. A. Kertis, K. E. Fritz, Barry Kent Gilbert, E. S. Daniel

Research output: Chapter in Book/Report/Conference proceedingConference contribution

20 Citations (Scopus)

Abstract

The design and wafer probe test results of a 20Gb/s Source-Series Terminated SerDes transmitter are presented. The integrated circuit, fabricated in a 65nm bulk CMOS technology, transmits pre-emphasized data through the use of a 4-tap feed-forward equalizer. Transmitter output impedance is adjustable from 45 to 55 ohms. A power consumption of 167mW at 1.1V was measured at a transmit rate of 20Gb/s.

Original languageEnglish (US)
Title of host publicationProceedings of the Custom Integrated Circuits Conference
Pages623-626
Number of pages4
DOIs
StatePublished - 2008
EventIEEE 2008 Custom Integrated Circuits Conference, CICC 2008 - San Jose, CA, United States
Duration: Sep 21 2008Sep 24 2008

Other

OtherIEEE 2008 Custom Integrated Circuits Conference, CICC 2008
CountryUnited States
CitySan Jose, CA
Period9/21/089/24/08

Fingerprint

Antenna feeders
Transmitters
Equalizers
Integrated circuits
Electric power utilization

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Philpott, R. A., Humble, J. S., Kertis, R. A., Fritz, K. E., Gilbert, B. K., & Daniel, E. S. (2008). A 20Gb/s SerDes transmitter with adjustable source impedance and 4-tap feed-forward equalization in 65nm Bulk CMOS. In Proceedings of the Custom Integrated Circuits Conference (pp. 623-626). [4672163] https://doi.org/10.1109/CICC.2008.4672163

A 20Gb/s SerDes transmitter with adjustable source impedance and 4-tap feed-forward equalization in 65nm Bulk CMOS. / Philpott, R. A.; Humble, J. S.; Kertis, R. A.; Fritz, K. E.; Gilbert, Barry Kent; Daniel, E. S.

Proceedings of the Custom Integrated Circuits Conference. 2008. p. 623-626 4672163.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Philpott, RA, Humble, JS, Kertis, RA, Fritz, KE, Gilbert, BK & Daniel, ES 2008, A 20Gb/s SerDes transmitter with adjustable source impedance and 4-tap feed-forward equalization in 65nm Bulk CMOS. in Proceedings of the Custom Integrated Circuits Conference., 4672163, pp. 623-626, IEEE 2008 Custom Integrated Circuits Conference, CICC 2008, San Jose, CA, United States, 9/21/08. https://doi.org/10.1109/CICC.2008.4672163
Philpott RA, Humble JS, Kertis RA, Fritz KE, Gilbert BK, Daniel ES. A 20Gb/s SerDes transmitter with adjustable source impedance and 4-tap feed-forward equalization in 65nm Bulk CMOS. In Proceedings of the Custom Integrated Circuits Conference. 2008. p. 623-626. 4672163 https://doi.org/10.1109/CICC.2008.4672163
Philpott, R. A. ; Humble, J. S. ; Kertis, R. A. ; Fritz, K. E. ; Gilbert, Barry Kent ; Daniel, E. S. / A 20Gb/s SerDes transmitter with adjustable source impedance and 4-tap feed-forward equalization in 65nm Bulk CMOS. Proceedings of the Custom Integrated Circuits Conference. 2008. pp. 623-626
@inproceedings{7e530b37daca460692c2216004bc5ea1,
title = "A 20Gb/s SerDes transmitter with adjustable source impedance and 4-tap feed-forward equalization in 65nm Bulk CMOS",
abstract = "The design and wafer probe test results of a 20Gb/s Source-Series Terminated SerDes transmitter are presented. The integrated circuit, fabricated in a 65nm bulk CMOS technology, transmits pre-emphasized data through the use of a 4-tap feed-forward equalizer. Transmitter output impedance is adjustable from 45 to 55 ohms. A power consumption of 167mW at 1.1V was measured at a transmit rate of 20Gb/s.",
author = "Philpott, {R. A.} and Humble, {J. S.} and Kertis, {R. A.} and Fritz, {K. E.} and Gilbert, {Barry Kent} and Daniel, {E. S.}",
year = "2008",
doi = "10.1109/CICC.2008.4672163",
language = "English (US)",
pages = "623--626",
booktitle = "Proceedings of the Custom Integrated Circuits Conference",

}

TY - GEN

T1 - A 20Gb/s SerDes transmitter with adjustable source impedance and 4-tap feed-forward equalization in 65nm Bulk CMOS

AU - Philpott, R. A.

AU - Humble, J. S.

AU - Kertis, R. A.

AU - Fritz, K. E.

AU - Gilbert, Barry Kent

AU - Daniel, E. S.

PY - 2008

Y1 - 2008

N2 - The design and wafer probe test results of a 20Gb/s Source-Series Terminated SerDes transmitter are presented. The integrated circuit, fabricated in a 65nm bulk CMOS technology, transmits pre-emphasized data through the use of a 4-tap feed-forward equalizer. Transmitter output impedance is adjustable from 45 to 55 ohms. A power consumption of 167mW at 1.1V was measured at a transmit rate of 20Gb/s.

AB - The design and wafer probe test results of a 20Gb/s Source-Series Terminated SerDes transmitter are presented. The integrated circuit, fabricated in a 65nm bulk CMOS technology, transmits pre-emphasized data through the use of a 4-tap feed-forward equalizer. Transmitter output impedance is adjustable from 45 to 55 ohms. A power consumption of 167mW at 1.1V was measured at a transmit rate of 20Gb/s.

UR - http://www.scopus.com/inward/record.url?scp=57849101667&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=57849101667&partnerID=8YFLogxK

U2 - 10.1109/CICC.2008.4672163

DO - 10.1109/CICC.2008.4672163

M3 - Conference contribution

AN - SCOPUS:57849101667

SP - 623

EP - 626

BT - Proceedings of the Custom Integrated Circuits Conference

ER -